kauoha_bg

huahana

XCVU190-2FLGB2104I 100% hou & kumu kūʻai ponoʻī ponoʻī Kaapuni hoʻohui ʻia ka ʻohana hoʻohana kiʻekiʻe.

wehewehe pōkole:

Hoʻonui i ka hana a me ka hoʻomanaʻo UltraRAM ma luna o ka chip e hōʻemi i ke kumukūʻai BOM.ʻO ka hui kūpono o nā peripheral kiʻekiʻe a me ka hoʻokō ʻana i ka ʻōnaehana kumu kūʻai.Loaʻa i nā Kintex UltraScale+ FPGA nā koho mana he nui e hāʻawi i ke koena maikaʻi loa ma waena o ka hana ʻōnaehana pono a me ka envelop uila liʻiliʻi loa.Hiki i nā FPGA kiʻekiʻe, hana kiʻekiʻe ke hoʻohana i ka ʻenehana SSI monolithic a me ka hanauna hou.Loaʻa nā polokalamu Virtex UltraScale i ka mana o ka ʻōnaehana kiʻekiʻe, ka bandwidth, a me ka hana e hoʻoponopono ai i ka mākeke koʻikoʻi a me nā koi noi ma o ka hoʻohui ʻana i nā hana pae ʻōnaehana.


Huahana Huahana

Huahana Huahana

Huahana Huahana

ANO HOIKE
Māhele Nā FPGA (Field Programmable Gate Array)
ʻO Mfr AMD
moʻo Virtex® UltraScale™
Pūʻolo
Kūlana Huahana ʻeleu
ʻO DigiKey Programmable ʻAʻole i hōʻoia ʻia
Ka helu o nā LAB/CLB 134280
Ka helu o nā Elements Logic / Cells 2349900
Huina RAM Bits 150937600
Ka helu o I/O 702
Voltage - Hoʻolako 0.922V ~ 0.979V
ʻAno kau ʻana Mauna ʻili
Ka Mahana Hana -40°C ~ 100°C (TJ)
Pūʻolo / hihia 2104-BBGA, FCBGA
Pūʻolo Mea Mea Hoʻolako 2104-FCBGA (47.5x47.5)
Helu Huahana Kumu XCVU190

wehewehe

Kintex® UltraScale FPGAs: Nā FPGA hana kiʻekiʻe me ka nānā ʻana i ke kumukūʻai / hana, me ka hoʻohana ʻana i ka ʻenehana monolithic a me ka hanauna hou aʻe.DSP kiʻekiʻe a hoʻopaʻa i ka RAM-to-logic ratios a me nā transceivers o ka hanauna e hiki mai ana, i hui pū ʻia me ka pākuʻi haʻahaʻa haʻahaʻa, hiki i kahi hui maikaʻi loa o ka hiki a me ke kumukūʻai.
Kintex UltraScale+™ FPGAs: Hoʻonui i ka hana a me ka hoʻomanaʻo UltraRAM ma luna o ka chip e hōʻemi i ke kumukūʻai BOM.ʻO ka hui kūpono o nā peripheral kiʻekiʻe a me ka hoʻokō ʻana i ka ʻōnaehana kumu kūʻai.Loaʻa i nā Kintex UltraScale+ FPGA nā koho mana he nui e hāʻawi i ke koena maikaʻi loa ma waena o ka hana ʻōnaehana pono a me ka envelop uila liʻiliʻi loa.
Virtex® UltraScale FPGAs: Hiki i nā FPGA kiʻekiʻe, hana kiʻekiʻe me ka hoʻohana ʻana i ka ʻenehana SSI monolithic a me ka hanauna hou.Loaʻa nā polokalamu Virtex UltraScale i ka mana o ka ʻōnaehana kiʻekiʻe, ka bandwidth, a me ka hana e hoʻoponopono ai i ka mākeke koʻikoʻi a me nā koi noi ma o ka hoʻohui ʻana i nā hana pae ʻōnaehana.
ʻO Virtex UltraScale+ FPGAs: ʻO ka bandwidth transceiver kiʻekiʻe loa, ka helu DSP kiʻekiʻe loa, a me ka hoʻomanaʻo kiʻekiʻe ma luna o ka puʻupuʻu a me ka hoʻomanaʻo ʻana i loko o ka hale hana UltraScale.Hāʻawi pū ʻo Virtex UltraScale + FPGA i nā koho mana he nui e hāʻawi i ke koena maikaʻi loa ma waena o ka hana ʻōnaehana pono a me ka envelop uila liʻiliʻi loa.
Zynq® UltraScale+ MPSoCs: Hoʻohui i ka ARM® v8-based Cortex®-A53 kiʻekiʻe o ka ikehu-efficient 64-bit noi mea hoʻohana me ka ARM Cortex-R5 kaʻina hana manawa maoli a me ka UltraScale architecture e hana i nā MPSoC All Programmable mua loa o ka ʻoihana.Hāʻawi i ka mālama ʻana i ka mana i loaʻa ʻole ma mua, ka hana heterogeneous, a me ka wikiwiki programmable.Zynq® UltraScale + RFSoCs: Hoʻohui i ka subsystem converter data RF a me ka hoʻoponopono hewa i mua me ka logic programmable alakaʻi i ka ʻoihana a me ka hiki ke hana heterogeneous. , nā lekiō kelepona a me nā ʻōnaehana kelepona.

Hōʻuluʻulu o nā hiʻohiʻona

ʻO ka RF Data Converter Subsystem Overview
Loaʻa ka hapa nui o Zynq UltraScale+ RFSoC i kahi subsystem hoʻololi ʻikepili RF, aia i loko o nā lekiō he nui.
alapine analog i nā mea hoʻololi kikohoʻe (RF-ADCs) a me ka nui o ka lekiō alapine i ka analog
nā mea hoʻololi (RF-DAC).Hiki i nā RF-ADC a me nā RF-DAC ke kiʻekiʻe kiʻekiʻe, ka wikiwiki, ka mana
hoʻonohonoho ponoʻī ʻia no ka ʻikepili maoli a i ʻole hiki ke hoʻonohonoho ʻia i ʻelua no ka ʻikepili I/Q maoli a noʻonoʻo.ʻO ka
Kākoʻo ʻo 12-bit RF-ADC i nā helu laʻana a hiki i 2GSPS a i ʻole 4GSPS, ma muli o ka mea i koho ʻia.ʻO ka 14-bit
Kākoʻo nā RF-DAC i nā helu laʻana a hiki i 6.4GSPS.
Hoʻoponopono i ka hewa o ka hoʻoholo haʻahaʻa (SD-FEC).
Aia kekahi mau Zynq UltraScale+ RFSoC i nā poloka FEC hoʻoholo paʻakikī loa no ka decoding a me ka hoʻopili ʻana.
ʻikepili ma ke ʻano he mea e hoʻomalu ai i nā hewa i ka lawe ʻana i ka ʻikepili ma luna o nā ala kamaʻilio hiki ʻole a walaʻau.
Kākoʻo nā poloka SD-FEC i ka haʻahaʻa haʻahaʻa parity check (LDPC) decode/encode a me Turbo decode no ka hoʻohana ʻana ma
5G uila, backhaul, DOCSIS, a me nā noi LTE.
ʻIkepili Pūnaehana Hana
Hōʻike ʻia ʻo Zynq UltraScale+ MPSoCs a me RFSoCs i nā ʻano ʻelua a me ka quad core o ka ARM Cortex-A53 (APU)
me ka ʻōnaehana hana ʻelua-core ARM Cortex-R5 (RPU) (PS).Aia kekahi mau mea hana i kahi ARM i hoʻolaʻa ʻia
Mali™-400 MP2 kiʻi hoʻoili kiʻi (GPU).

  • Mua:
  • Aʻe:

  • E kākau i kāu leka ma aneʻi a hoʻouna mai iā mākou